The study of the graph diameter of polytopes is a classical open problem in polyhedral geometry and the theory of linear optimization. In this paper we continue the investigation initiated in [4] by introducing a vast hierarchy of generalizations to the notion of graph diameter. This hierarchy provides some interesting lower bounds for the usual graph diameter. After explaining the structure of the hierarchy and discussing these bounds, we focus on clearly explaining the differences and similarities among the many diameter notions of our hierarchy. Finally, we fully characterize the hierarchy in dimension two. It collapses into fewer categories, for which we exhibit the ranges of values that can be realized as diameters.
Introduction
Dantzig's Simplex method from 1947 and its variations are the most common algorithms for solving linear programs. It can be viewed as a family of combinatorial local search algorithms on the graph of a convex polyhedron. More precisely, the search is done over the graph of the polyhedron, which is composed of the zero-and one-dimensional faces of the feasible region (called vertices and edges). The search moves from a vertex of the graph to a better neighboring vertex joined by an edge.
The (graph) diameter (or combinatorial diameter ) of a polyhedron is the diameter of its graph, the length of the longest shortest path among all possible pairs of vertices. Despite great effort of analysis, it remains open whether there is always a polynomial bound on the shortest path between two vertices in the graph (see for example [8] ). While trying to understand this well-known problem, the authors of [4] introduced a very natural generalization of the notion of diameter. Here we continue their work by introducing a hierarchy of possible diameter definitions. We will see that the hierarchy includes the traditional graph diameter and the circuit diameter introduced in [4] .
In the following we will consider polyhedra of the general form P (b, d) = { z ∈ R n : Az = b, Bz ≤ d } for matrices A ∈ Z mA×n , B ∈ Z mB ×n . Note that the matrix B should have full row rank n for the polyhedron to have vertices and edges. The circuits or elementary vectors associated with matrices A and B are those vectors g ∈ ker(A) \ { 0 }, for which Bg is support-minimal in the set { Bz : z ∈ ker(A) \ { 0 } }. The vectors g are always normalized to have coprime integer components and thus, there are only finitely many such vectors. It can be shown that the set of circuits consists exactly of all edge directions of P Thus by using the circuits as measurement steps for a distance we are allowing for bounds in a family of parametric polyhedra that result from translation of defining hyperplanes.
We remark that circuits have already played a fundamental role in various aspects of the theory of linear optimization (see e.g., [1, 2, 3, 6, 9] ). Note also that for a linear program, augmentation along circuit directions is a generalization of the Simplex method: While in the Simplex method one walks only along the graph (so in particular on the boundary) of one polyhedron for fixed b, d, the circuit steps could go through the interior of the polyhedron (but along potential edge directions of other polyhedra in the same parametric family).
Let us now define a very general notion of distance based on circuits. Let P be a polyhedron and let C be the set of circuits for the associated matrices A and B. For a pair of two vertices v (1) , v (2) of P , we call a sequence v (1) = y (0) , . . . , y (k) = v (2) a circuit walk of length k if for all i = 0, . . . , k − 1 we have y (i+1) − y (i) = α i g i for some circuit g i and some α i > 0. Note that because we are allowing the α i to be arbitrary real non-negative numbers there are walks that can be infinite, but we restrict our attention to those that are finite and we can define: The circuit distance from v (1) to v (2) is the minimum length of a circuit walk from v (1) to v (2) . We call a circuit walk that realizes the circuit distance a shortest or optimal walk. The circuit diameter of P is the maximum circuit distance between any two vertices of P .
Our hierarchy will include different notions of circuit distances which arise by considering circuit walks that satisfy additional properties. We write P for P (b, d) for fixed b and d:
(e) If y (i) and y (i+1) are neighboring vertices in the graph of the polyhedron for all i = 0, . . . , k − 1, we call the walk an edge walk . This is the term that corresponds to the classical graph diameter of a polytope.
(f ) If y (i) ∈ P for all i = 0, . . . , k − 1, then we say the circuit walk is feasible.
(m) If the extension multipliers α i are maximal, i.e. if y (i) + αg i is infeasible (i.e., lies outside P ) for all α > α i , we say that the walk is of maximum extension length or simply maximal. Otherwise, we say that the extension is of arbitrary length.
(r) If no circuit is repeated, then we say the walk is non-repetitive.
(b) If no pair of circuits g i , −g i is used, then we say the walk is non-backwards.
(s) Two vectors x and y are sign-compatible with respect to the matrix B defining the polyhedron In what follows, we consider circuit distances restricted to different combinations of these properties and relate them to each other. A prime example would be the following: In the Simplex method one is limiting augmentation directions to actual edge directions at the current vertex and always choosing maximal augmentations to another vertex. In particular one ensures that the next point on the walk is feasible. Hence such walks satisfy the properties (e), (f ) and (m). For several of the distance concepts we present, we liberate ourselves from some of these restrictions: We try to go from v (1) to v (2) more efficiently by possibly going through the interior of the polyhedron along linear combinations of circuits. We are even willing to leave the feasible region if that may yield fewer steps. Figure 1 depicts some walks for different combinations of these properties. Figure 1 : An edge walk and a feasible maximal walk (first row). A feasible (repetitive) walk and an unrestricted walk (second row).
We now introduce a uniform notation for our discussion. We use CD to refer to the circuit distance from v (1) to v (2) with no further restrictions. When considering only circuit walks on which we impose some of the above restrictions, we denote these restrictions by small subscript letters as used in the above list of properties. For example CD f s refers to the feasible sign-compatible circuit distance, where the corresponding walk is feasible and sign-compatible, while CD f mr means we have to use a feasible, maximal and non-repetitive walk. To have a simple wording, we call, for example, CD f m the feasible maximal circuit distance and do the same for all other circuit distances. In addition, we here give explicit names to the four circuit distances that will form the core of our hierarchy: Note that CD ef m is the classical graph distance in the polytope P , while CD f m corresponds to the original circuit distance as introduced in [4] . Further, we call CD f the weak circuit distance and CD the soft circuit distance. As we often have to carefully distinguish different types of circuit distance, we stick to identifying them by their properties in many cases, but these four distances are the most fundamental in our work (see Theorem 1 and the central column of Figure 2 ).
Why are these distances interesting? First, note the graph diameter is bounded (below) by diameters that have much weaker properties and that therefore may be much easier to bound or to compute. Second, we will show the different diameters shed some light on bounding the graph diameter. For some polytopes the differences are large but in others they are not (e.g., in [5] we show there are only small differences for transportation polytopes). Many pairs of these circuit distances have easy-to-verify relationships to each other. For two given vertices, e.g. the weak circuit distance CD f is at least as large as the soft circuit distance CD because we are just imposing an additional constraint. We denote this CD f ≥ CD. If there are polyhedra with vertices such that these two values differ, we write CD f > CD. Sometimes we will consider several such combinations at the same time. We then e.g. use CD f (s) > CD (s) to refer to both CD f > CD and CD f s > CD s . Note that this notation is transitive: Clearly CD f m ≥ CD f ≥ CD implies CD f m ≥ CD and CD f m > CD f ≥ CD implies CD f m > CD. The main goal of this paper is to prove inequalities between the different distances, show how they strictly or weakly bound each other, and show how they differ.
Some general comments are in order before we list our results. First, as we will see later, some of optimal walks are commutative in the sense that it does not matter in which order we apply the steps. This happens for the diameters CD and CD f s . Such commutative walks can be interpreted simply as linear combinations of circuits of the form v
other types of circuit walks have to be regarded as ordered sequences of vectors. In this way, the distance CD is just a linear algebra bound of the graph diameter that equals the size of a minimal support of a linear combination of circuits. Second, it is important to note that reversing the walk from v (1) to v (2) (by taking the negatives of circuits) gives a walk from v (2) to v (1) , but this new walk may not necessarily satisfy the same properties. See [4] for a simple counterexample with respect to CD f m . However, fortunately all of the distance concepts besides CD f m(b)(r) , are symmetric in the sense that the reversed walk satisfies the conditions the original walk did and thus the distance from v (2) to v (1) is the same as the distance from v (1) to v (2) . Finally, sign-compatible walks may not be obviously natural for the non-expert, but it was shown in [7] they play a significant role in showing that there is a selection strategy such that only polynomially many circuit greedylike augmentation steps that respect sign-compatibility are needed to reach an optimal linear programming solution (a fact that is still unresolved for the Simplex method). However, it is still an open problem how to implement this greedy-type augmentation oracle in polynomial time.
Our Contributions
Our main result is the following Theorem 1. The circuit distances satisfy a hierarchy as depicted in Figure 2 . The sign ≥, denotes that for any given pair of vertices one type of circuit distance always upper bounds the other. Respectively, > means that one diameter strictly upper bounds the other and that there exists a polyhedron with a pair of vertices for which the two distances strictly differ.
Section 2 first presents some general properties and observations on our distances. We explain why the hierarchy contains precisely the depicted notions of circuit distances and why they satisfy the respective "weak inequalities". One key result of this discussion is CD f mb Figure 2 : A hierarchy of circuit distances.
For all pairs of vertices of P the distances CD f , CD f b , CD f r , CD f br , and CD are bounded above by the distance CD f s . Moreover, all these distances are smaller or equal to min{n − rank(A), rank(A) − n + m B }.
We then perform the core part of the proof of Theorem 1: We exhibit polytopes with pairs of vertices v (1) , v (2) for which the length of optimal walks with the respective properties differ. We prove that almost all circuit distances in the hierarchy are indeed distinct and thus viable. Observe that the results on the circuit distances transfer to statements about the diameters of polyhedra being different too.
In Section 3, we discuss the hierarchy for dimension n = 2, denoting the circuit distances by CD 2 . We show that many different distance notions collapse into only a few distinct distances. The resulting hierarchy is depicted in Figure 3 and proved in the following theorem, together with the possible distances of vertices in (two-dimensional) polygons.
Theorem 3. For n = 2 the circuit hierarchy collapses as depicted in Figure 3 .
More precisely, for a polygon on k vertices we obtain
Further there are polygons with pairs of vertices that attain the maximal distances in the ranges claimed above. 
Proof of Theorem 1
Before we start with the technical details of the proof of Theorem 1, there are a few comments to make. The very first horizontal layer of the table contains edge walks, which we group by a small surrounding box. An edge walk always is both feasible and maximal, so there are only combinations that contain all of these properties at the same time. We distinguish between CD ef m and CD ef mb , CD ef mr . By imposing an additional constraint we directly have CD ef mb ≥ CD ef m and CD ef mr ≥ CD ef m , but we will show the stronger statements CD ef mb > CD ef m and CD ef mr > CD ef m . The corresponding proofs are in Lemmas 7 and 8. We generally indicate the numbers of the associated lemmas at the inequality symbols.
There is no CD ef ms , as such an edge walk is not necessarily well-defined in the sense that there is not always a sign-compatible edge walk from one vertex to another. In fact, this even holds for all feasible maximal circuit walks, which are listed in the second layer. Lemma 1. For n = 2, there is a polytope with a pair of vertices such that there is no feasible maximal sign-compatible circuit walk from one vertex to the other one. In particular there is no feasible maximal sign-compatible edge walk.
Proof. Consider the polytope
All possible edge directions g of P are given by
and the corresponding vectors Bg are
We want to perform circuit walks from
T . The only sign-compatible circuits are (0, 1)
. But choosing direction (0, 1) T as well as choosing (−1, 1)
T for a first feasible maximal circuit step at v (1) yields points from which we cannot reach v (2) with circuits that are sign-compatible with v (2) − v (1) . In contrast, one can show that two vertices of a polyhedron P = { z ∈ R n : Az = b, Bz ≤ d }, are -in our wording -connected by a feasible sign-compatible circuit walk of boundable length. So in particular CD f s is well-defined.
be two of its vertices. Then there is a feasible sign-compatible circuit walk from v (1) to v (2) of length at most min{rank(A) − n + m B , n − rank(A)}.
Proof. It suffices to consider the case rank A B = rank(A) + rank(B). Otherwise the representation of P has redundant rows in the matrix B and the bound derived below may only become lower.
Let ∼ ∈ {=, ≤, ≥} mB such that its i-th component ∼ i is defined as
This is a polyhedral rational cone in which all elements are pairwise sign-compatible. Observe that Bv (i) ≤ d and at least n − rank(A) linear independent inequalities of this kind are tight. Hence (B(v (2) − v (1) )) i = 0 for at least 2(n − rank(A)) − m B (linearly independent) inequalities if m B ≤ 2(n − rank(A)) (and possibly for none if m B ≥ 2(n−rank(A))). Hence C ∼ has dimension at most n−(2(n−rank(A))−m B ) = 2 rank(A) − n + m B if m B ≤ 2(n − rank(A)) (and dimension at most n if m B ≥ 2(n − rank(A))).
Let H ∼ be the unique minimal generating set of C ∼ ∩ ker(A) over R, where the components of each vector in H ∼ are scaled to integers with greatest common divisor one. Then all elements in H ∼ are circuits. Note that dim(C ∼ ∩ ker(A)) = dim(C ∼ ) − rank(A) due to rank
can thus be written as a combination of at most rank(A) − n + m B (respectively n − rank(A)) of the generators contained in H ∼ .
By transitivity of the inequalities in the hierarchy, this upper bound on CD f s transfers to many of the distances. This proves Theorem 2.
Let us add what the given bound looks like for two widely-used types of polyhedra in whose description the matrix A, respectively B does not appear.
be two of its vertices. Then there is a feasible sign-compatible circuit walk from v (1) to v (2) of length at most min{rank(A), n − rank(A)}.
Proof. Note that B = −I n . The claim then follows from Lemma 2 by using m B = n . Corollary 2. Let P = { z ∈ R n : Bz ≤ d } be a polyhedron in R n and let v (1) , v (2) be two of its vertices. Then there is a feasible sign-compatible circuit walk from v (1) to v (2) of length at most min{m B − n, n}.
Proof. There is no matrix A in the description of the polyhedron, so the claim follows from Lemma 2 by using rank(A) = 0.
We now relax the constraint (e) and allow circuit walks through the interior of the polyhedron. For feasible maximal circuit walks we again distinguish between CD f m and CD f mb , CD f mr and we prove that these concepts do not coincide in Lemmas 9 and 10, that is, CD f m < CD f mb and CD f m < CD f mr . Additionally, we show that the second layer connects to the first one not only by the obvious weak inequalities, but by CD ef m(b)(r) > CD f m(b)(r) in Lemma 4, using a polytope from [4] .
In the third and lower layers of the table, we drop the maximality condition. This may again reduce the distance of vertices, which we show in Lemma 5. We further prove that requiring a non-repetitive walk may increase the distance of a feasible walk, i.e. CD f r > CD f and CD f br > CD f b by constructing a special four-dimensional polytope in Lemma 12. In contrast we only know CD f b ≥ CD f and CD f br ≥ CD f r when the non-backwards restriction is dropped. These are the only weak inequalities in the hierarchy, and we conjecture that these are strict as well. In Lemma 14, we explain why a polytope proving this conjecture has to be of dimension five or higher.
We conclude the feasible circuit walks with sign-compatible ones, i.e. CD f s . Unlike the many combinations where a weak inequality is clear from imposing additional or less constraints, it is not obvious for CD f s ≥ CD f br .
Lemma 3. Any optimal sign-compatible circuit walk is in fact feasible, non-backwards and non-repetitive.
Proof
i are applied consecutively. Thus these multiple steps could be combined into a single circuit step which yields a shorter circuit walk.
Later we will prove in Lemma 13 that even CD f s > CD f br holds. In the final part of the hierarchy, shown in the lowest horizontal layer of the table, we do not even require feasibility. This can indeed be an advantage as demonstrated in Lemma 6. Here we only have to consider CD. Lemma 3 tells us that every optimal sign-compatible walk is feasible, hence CD s = CD f s , and similar arguments show that optimal soft circuit walks are non-repetitive and non-backwards, that is CD = CD r = CD b .
Let us point out that there are classes of polyhedra for which the whole hierarchy 'collapses'. For example, in simplices all pairs of vertices are connected by an edge, so all circuit diameters equal one. For any n-dimensional zonotope, all circuit diameters are equal to n; the n-dimensional cube is a particularly simple special case. Recall that a zonotope is pointsymmetric with respect to its center of gravity. Vertices that correspond to each other with respect to the point symmetry are connected by an edge walk of length exactly n. Using any set of circuits and no restrictions on the walk we cannot do any better, as the circuits here correspond to the actual, existing edge directions.
Finally we turn to the proofs for the 'strict inequalities' in our hierarchy. We begin with the relation of edge walks and feasible maximal circuit walks.
Lemma 4 (CD ef m(b)(r) > CD f m(b)(r)
). For n = 2, there is a polytope with a pair of vertices for which every optimal feasible maximal circuit walk is not an edge walk, and there is such a walk that is non-repetitive and non-backwards. Hence the distances CD ef m and CD f m , the distances CD ef mb and CD f mb , and the distances CD ef mr and CD f mr differ in this case.
Proof. In the polytope below, an optimal edge walk from v (1) to v (2) along the edges has length three, while there is a feasible maximal non-repetitive non-backwards circuit walk of length two. Figure 5 : An optimal edge walk and an optimal feasible maximal walk.
Next we turn to dropping maximality of a feasible circuit walk.
). For n = 2, there is a polytope with a pair of vertices for which every optimal feasible circuit walk is not maximal, and there is such a walk that is non-repetitive and non-backwards. Hence the distances CD f m and CD f , the distances CD f mb and CD f b , and the distances CD f mr and CD f r differ in this case.
Proof. In the polytope below, an optimal feasible maximal walk from v (2) to v (1) has length at least three: No matter which circuit direction we apply at v (2) with maximum length, we cannot get to v (1) in just one additional step. Figure 6 : Possible first feasible maximal circuit steps at v (1) .
On the other hand, there is a feasible non-repetitive non-backwards circuit walk of length two. We now show that a soft circuit walk may be shorter than an optimal feasible circuit walk.
Lemma 6 (CD f > CD). For n = 3, there is a polytope with a pair of vertices for which no optimal circuit walk with respect to CD is feasible, and there is such an optimal walk that is sign-compatible. Hence the distance CD f and CD differ in this case.
Proof. The polytope below is obtained from a cube by cutting off six of its vertices using three pairs of hyperplanes, and keeping an opposite pair v (1) , v (2) of vertices as depicted. Assume the center of gravity of the cube is 0. Then the normals of these hyperplanes are equal to the coordinates of the vertices cut off. The 'depth' of the cuts is arbitrarily small. Any feasible circuit walk from v (1) to v (2) has length at least three: To see this we illustrate the directions of all possible first steps at v (1) (red) and all possible last steps to v (2) (green) of a feasible circuit walk. Note that these steps are not necessarily maximal. Clearly there is no point that (a) can be reached in a single step from v (1) and (b) from which one can reach v (2) in a single step. Hence any feasible circuit walk from v (1) to v (2) has length at least three.
On the other hand, there is a soft circuit walk of length two from v (1) to v (2) . Figure 9 : A soft circuit walk of length two.
The following two lemmas explain why allowing the use of edge directions both g i and −g i or the repeated use of an edge direction g i can yield a shorter edge walk.
Lemma 7 (CD emf b > CD ef m ). For n = 2, there is a polytope with a pair of vertices for which the unique optimal edge walk is backwards. Hence the distances CD ef mb and CD ef m differ in this case.
Proof. In the polytope below, the unique non-backwards edge walk from v (1) to v (2) has length four, while there is an edge walk of length three that uses edges in opposite directions.
Figure 10: An optimal non-backwards edge walk and a backwards edge walk.
Lemma 8 (CD ef mr > CD ef m ). For n = 3, there is a polytope with a pair of vertices for which the unique optimal edge walk is repetitive. Hence the distances CD ef mr and CD ef m differ in this case.
Proof. We construct a polytope with the claimed property by cutting off vertices of a threedimensional cube as illustrated in the following figures: We obtain the polytope below, in which there is a repetitive edge walk from v (1) to v (2) of length four. It is easy to check that any other edge walk from v (1) to v (2) has length at least five.
Figure 12: Unique optimal edge walk from v (1) to v (2) .
Backwards or repetitive circuit walks also can be shorter than their respective counterparts. First we exhibit a polytope to see this for backwards walks.
Lemma 9 (CD f mb > CD f m ). For n = 2, there is a polytope with a pair of vertices for which every optimal feasible maximal circuit walk is backwards. Hence the distances CD f mb and CD f m differ in this case.
Proof. We consider the polytope on 11 vertices depicted in Figure 13 ; the lower subfigure is a zoomed-in view on the right part of the polygon. The edge directions are given by
There is a feasible maximal circuit walk of length three from v (1) to v (5) that is backwards.
(9, 9) = v Every other feasible maximal circuit walk from v (1) to v (5) has length at least four. To see this, we illustrate all possible combination of first (dashed) and second feasible maximal circuit steps in Figure 14 . From none of these second step points we can reach v (5) in only one additional step, except from the point v (10) in the top left picture. But this is the backwards circuit walk as depicted in Figure 13 . Observe that all second steps that end in the edge (v (11) , v (1) ) have coordinates (x, 9) T for an integral x, in particular we cannot go to v (5) = (27 27 100 , 0)
T by applying the circuit (−1, 1) T at these points. The final sketch is a zoomed-in view on the bottom right picture. It illustrates all possible second steps after applying (−1, 1)
v ( Similarly, one may obtain a shorter circuit walk by to allowing oneself to use a repeated circuit.
Lemma 10 (CD f mr > CD f m ). For n = 2, there is a polytope with a pair of vertices for which every optimal feasible maximal circuit walk is repetitive. Hence the distances CD f mr and CD f m differ in this case.
Proof. We consider the following polytope on nine vertices depicted in Figure 15 . Note that there are two edges e 0 and e 7 with direction (1, 0)
T , an edge e 1 with direction (1, −1) T , an edge e 6 with direction (1, 1) T and the edge e 8 with direction (0, 1) T . Further, in the right part there are four steeper edges: e 2 with direction (1, −4)
T , e 3 with direction (1, −5)
T , e 4 with direction (1, 5) T , e 5 with direction (1, 4) T .
e 0 e 1 e 6 e 7 e 8 v (3) = (19, 1) There is a feasible maximal circuit walk of length three from v (1) to v (5) that is repetitive. 5) in only one additional step, except from the point (0, 0) in the first picture. But this is the repetitive circuit walk as in Figure 16 . For those points for which it might not be immediately obvious that we cannot get to v (5) in only one more step, we added the coordinates for a convenient verification that we cannot reach v The following lemma tells us that for an example for CD f r > CD f we need a polytope in dimension at least four. In Lemma 12 we show that such a polytope indeed exists.
Lemma 11. For n ≤ 3, every optimal feasible circuit walk is non-repetitive. Hence the distances CD f and CD f r coincide in this case.
Proof. Clearly repetitive circuit walks have length at least three. In case any optimal circuit walk between two vertices is repetitive, any feasible non-repetitive circuit walk must have length at least four. But in dimension ≤ 3 there always is a such a circuit walk of length at most three by Lemmas 2 and 3.
Lemma 12 (CD f r(b) > CD f (b) ). For n = 4, there is a polytope with a pair of vertices for which every optimal feasible circuit walk is repetitive (but non-backwards). Hence the distances CD f and CD f r and the distances CD f b and CD f rb differ in this case.
Proof. Let the polytope 
The rows of the matrix A define directions of 11 hyperplanes bounding the polytope.
On the other hand, applying the circuits e 1 , (−1, 1, 1, 1)
T and e 1 with step length one each is indeed a feasible non-backwards circuit walk of length three from v (1) to v (2) .
Lemma 13 (CD f s > CD f br ). For n = 3, there is a polytope with a pair of vertices for which every optimal feasible circuit walk is not sign-compatible, and there is such a walk that is nonrepetitive and non-backwards. Hence the distance CD f s differs from CD f br , CD f r , CD f b , and CD f .
We want to perform circuit walks from 1, 1, 2, 2) T . Hence only the unit vectors e 1 , e 2 and e 3 can be applied in sign-compatible walks. Thus an optimal feasible sign-compatible walk from v (1) = (0, 0, 0)
T has length at least three, as we have to apply all three unit vectors.
Figure 18: A feasible sign-compatible circuit walk of length three.
On the other hand, there is a feasible non-repetitive non-backwards circuit walk of length two that is not sign-compatible. The following lemma tells us that for an example for CD f b > CD f we need a polytope in dimension at least five.
Lemma 14. For n ≤ 4, every optimal feasible circuit walk is non-backwards. Hence the distances CD f and CD f b coincide in this case.
Proof. We first show that if an optimal feasible circuit walk is backwards then it has length at least four. Clearly it has length at least three. Assume there is a polytope with vertices v (1) and v (2) that are connected by a feasible circuit walk
that is, the walk is backwards. But then there is a feasible circuit walk from v (1) to v (2) of length two,
Clearly these circuit walks satisfyȳ (2) = v (2) and are indeed feasible by convexity of the polytope. Therefore a feasible backwards circuit walk of length three cannot be optimal. Now in case any optimal circuit walk between two vertices is backwards, any feasible nonbackwards circuit walk must have length at least five. But Lemmas 2 and 3 imply that for n ≤ 4 there always is a feasible non-backwards circuit walk of length at most four.
Diameter hierarchy in dimension two
We conclude this paper with a discussion of the different notions of circuit distances in dimension n = 2. It is easy to see that in this situation the graph diameter is given by k 2 , where k is the number of vertices of the polygon. In particular this number tells us which values CD 2 ef m can take. In this section we prove Theorem 3 that states the possible ranges of all the notions of circuit distances, and tells us which distance categories coincide for n = 2 and which remain different. Finally, we will exhibit that CD Proof of Theorem 3. Note that Lemma 4, Lemma 5, Lemma 9 and Lemma 10 show the inequality of the corresponding circuit distances in dimension two and hence also prove the strict inequalities in the circuit hierarchy in Figure 3 . Again the numbers near the inequality symbols refer to these lemmas.
A polygon on k vertices and a pair of vertices with CD 2 ef mb v (1) , v (2) = k − 3 is readily derived from the one given in Figure 10 in Lemma 7 by putting k − 4 vertices 'to the left' of v (1) and v (2) . In dimension two there are no repetitive edge walks and hence CD For
it is enough to recall Lemma 2.
To complete the proof of Theorem 3, we still have to show that there are polygons with vertices that have feasible maximal circuit distance Proof. Let k even be given. We construct a polygon on vertices v (0) , . . . , v (k−1) with edges
The corresponding edge walk will be an optimal maximal circuit walk.
Note that for n = 2, the edges are the facets of the polygon. Thus there is a direct correspondence of the circuits and the edges as 'edge directions'. We will exploit this for a simpler wording in the following, talking about 'walking along edges' or 'in direction of an edge'.
First of all we fix the edge directions and hence the set of circuits associated with P . To this end choose k 2 slopes 0 > s 0 > s 1 > s 2 > . . . > s k 2 −1 arbitrarily. In the upcoming construction we assign edge e 0 slope −s 0 ; edge e k−1 slope s 0 , and for i = 1, . . . , k 2 − 1 we assign e i slope s i and e k−1−i slope −s i . This will produce a polygon of shape as depicted in Figure 20 . Observe that the slopes of the edges on an edge walk from
iteratively become less, just as the slopes of the edges from
Further the polygon is symmetric with respect to the first coordinate axis (which we call x 1 -axis from now on).
It remains to arrange the vertices. We do this iteratively, fixing a pair of vertices
in each step such that in P the following property (*) is satisfied: 
This will immediately imply that the circuit distance CD (*) holds for the pair v (1) , v (k−1) : At v (0) we can only apply circuit steps with directions e 0 or e k−1 (any other direction is too steep). As we apply maximal steps, the second point of any circuit walk is either v (1) or v (k−1) . together with the incident edges e i , e k−1−i .
Construction of a pair of vertices:
1. Let edges with directions e i (respectively e k−1−i ) start at v (i) (respectively v (k−i) ). Let w (i) be their intersection (which has x 2 -coordinate 0). This defines a polygon P i . Figure 21: The polygon P 2 for k = 8.
2. In P i consider all feasible maximal circuit walks of length at most k 2 that begin at v (0) and do not walk along the (actual) edge e i (respectively e k−1−i ) to the vertex w (i) . Then none of these walks contains w (i) : A step that hits w (i) is not allowed to go along the edges we just inserted by definition and we cannot reach w (i) from e 0 (respectively e k−1 ) in one circuit step by construction. Hence it must start at an edge e j with w.l.o.g. 0 < j < i. But then there would have been a feasible maximal circuit walk of length at most k 2 in P j that goes beyond v (j) which contradicts the definition of v (j) in P j .
We now set v (i+1) to be such a point on e i (respectively v
(with the same arguments as before).
We have to show that v (i+1) and v (k−i−1) satisfy (*) in P . Therefore, consider a maximal feasible circuit walk in P starting at v (0) and of length at most k 2 that goes beyond v (i+1) . This walk in P translates to a walk in P i and clearly these walks in P and P i coincide until they go beyond v (i+1) (in both P and P i ) by applying some circuit g j at some point y (j) in the respective circuit walks. Let y (j+1) be the subsequent point in the circuit walk in P , respectivelyȳ (j+1) in P i . In particular these y (j+1) andȳ (j+1) have a larger x 1 -value than v (i+1) . By construction of v (i+1) we can only go beyond v (i+1) in at most k 2 circuit steps in P i when going along the (actual) edge w.l.o.g. e i . Hence w.l.o.g. g j is the edge direction e i and y (j) ∈ e i . Thus we have y (j) = v (i+1) as we apply maximal steps, in particular the vertex v (i+1) is contained in the circuit walk in P .
Figure 23: Optimal circuit walks from v (1) to v (4) and v (5) and edges of corresponding direction.
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